

FIG. 1




FIG. 2




FIG. 3

CPU MEMORY MAP




FIG. 4





FIG. 5

「1」 SIGNAL



「0」 SIGNAL




FIG. 6

RAM 174




FIG. 7




FIG. 8




FIG. 9




FIG. 10

FIG. 11

COMMAND 0: TRANSMITTING TYPE OF COMMAND
 RECEPTION: 1 BYTE TRANSMISSION: 3 BYTES





FIG. 12

COMMAND 1: ACCESSING STANDARD CONTROLLER
 RECEPTION: 1 BYTE TRANSMISSION: 4 BYTES



* HIGH LEVEL AT TIME THAT L, R, START BUTTONS ARE
 SIMULTANEOUSLY DEPRESSED

FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG. 22




FIG. 23




FIG. 24





FIG. 25



TRIANGLE POLYGON

FIG. 26




FIG. 27




FIG. 28




FIG. 29

